The Weather Research and Forecasting (WRF), a next generation mesoscale numerical weather prediction system, has a considerable amount of work regarding GPU acceleration. However, the amount of works exploiting multi-GPU systems is limited. This work constitutes an effort on using GPU computing over the WRF model and is focused on a computationally intensive portion of the WRF: the Horizontal Diffusion method. Particularly, this work presents the enhancements that enable a single-GPU based implementation to exploit the parallelism of multi-GPU systems. The performance of the multi-GPU and single-GPU based implementations are compared on a computational domain of 433x308 horizontal grid points with 35 vertical levels, and the resulting speedup of the kernel is 3.5x relative to one GPU. The experiments were carried out on a multi-core computer with two NVIDIA Tesla K40m GPUs.
INTRODUCTION
GPU (Graphic Processing Unit) has shown an amazing evolution since its first appearance as a graphic accelerator until becoming the main computational horsepower in current HPC (High Performance Computing) clusters. This Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org. evolution has been fueled by several factors such as hardware development, emergence of programming languages for writing general purpose applications on GPUs, and hardware affordability. Thus, GPUs have consolidated as a low-cost, low-power and a very high performance alternative to conventional central processing units (CPUs) [14, 15, 8] .
The Horizontal Diffusion method of the Weather Research and Forecast (WRF) model, was accelerated in [2] using one NVIDIA Tesla M2090 GPU obtaining a 19x acceleration without taking I/O overhead into account. Data transference between host memory and GPU memory was one of the main hurdles to fully accelerating the Horizontal Diffusion method. In this paper, we reduce this limitations by taking advantage of higher levels of parallelism dividing the workload through the use of two GPUs instead of only one. In addition, this study aims to assess the feasibility, benefits and challenges regarding the use of multiple GPUs, starting from a CUDA-based implementation developed to run over a single GPU.
The Horizontal Diffusion method, i.e. the target of this study, is an implementation of diffusion along coordinate surfaces, and according to a profiling analysis, is part of the ten most computationally intensive methods of the WRF model. It proved to be suitable for parallel computing. However, one of the biggest issues when using GPU computing to accelerate this method was the time spent in data transmission from and to device memory [2] . Therefore, using multiple GPUs arise as a direct solution to divide the workload and reduce the amount of data processed by GPU.
RELATED WORK
There is a considerable amount of work regarding GPU acceleration of WRF modules. A limited number of them harness the computational power of several GPUs. For instance: the WSM5 module, i.e. part of the microphysics category, was accelerated by 357x on four GPUs [7] ; the Kessler cloud microphysics scheme was accelerated by 132x using 4 GPUs [8] ; the Long-wave Radiation Physics module (LWRP) was accelerated using a hybrid approach introducing a MPI+OpenMP/CUDA programming model for large GPU clusters [1] ; the Goddard shortwave radiation scheme was accelerated by Mielikainen et al. by 116x on four GPUs [6] . Although several studies have been conducted on GPU acceleration of WRF modules, a full GPU port of WRF has not yet been undertaken, due to its size and complexity [17] .
Different from these works, this work details the coarsegrained decomposition necessary to harness several GPUs with one or more streams per GPU. Our approach evenly divides the domain in blocks of contiguous j-dimension rows. Each block or sub-domain corresponds to one GPU.
GPU DEVICE AND CUDA CONCEPT
In this section, we introduce the GPU used in this work and basic CUDA programming ideas. The GPU-based experiments were performed on a computer node of the cluster of CEDIA (Ecuadorian Consortium for Advanced Internet Development) equipped with two NVIDIA Tesla K40m GPU computing modules. The NVIDIA Tesla K40m features one Kepler GK110B with 2880 CUDA cores organized in 15 SMs (Streaming Multiprocessors) with 192 cores each. The GPU has six 64-bit memory controllers, for a 384-bit memory interface, supporting up to a total of 12 GB of GDDR5 DRAM memory. A host interface connects the GPU to the CPU via PCI-Express Gen3 [9] . Figure 1 depicts Kepler architecture of Tesla K40m.
NVIDIA CUDA is a general purpose parallel computing architecture with a new parallel programming model that allows to harness the computing power of NVIDIA GPUs. CUDA is an extension to the C programming language offering programming GPU's directly. A CUDA program is organized into two parts: 1) a serial program running on the CPU; and 2) a parallel part running on the GPU. The parallel part is called a kernel. A CUDA program automatically uses more parallelism on GPUs that have more processor cores. A C program using CUDA extensions distributes a large number of copies of the kernel into available multiprocessors (MP) to be executed simultaneously [15] .
The CUDA code consists of three computational phases: 1) transmission of data into the global memory of the GPU; 2) execution of the GPU kernel; and, 3) transmission of results from the GPU into the memory of CPU. The execution of the CUDA code is divided into a grid of blocks. Each block consists of a number of threads, which are executed in a streaming multiprocessor (SM) [15] .
In this context, CUDA takes a bottom-up approach to parallelism in which a thread is an atomic unit of parallelism. Threads are organized into a three-level hierarchy. The highest level is a grid, which consists of thread blocks. A grid is a three-dimensional array of thread blocks. Thread blocks implement coarse-grained scalable data parallelism and are executed independently, which allows them to be scheduled in any order across any number of cores. This allows CUDA code to scale with the number of processors [12] .
Each thread executes an instance of the kernel, and has a per-thread private memory space used for register spills, function calls, and C automatic array variables. A thread block concurrently executes threads that can cooperate among themselves through barrier synchronization and shared memory. Grids of thread blocks share results in Global Memory space after kernel-wide global synchronization. Transfer of data into and out of shared memory is managed explicitly in the program [12] . Global Memory has much higher latency than the shared memory on the SM. Programs should be written in a way that the accesses to this DRAM memory are reduced to achieve higher performance. Figure 2 presents the CUDA hierarchy of threads with corresponding memory hierarchy.
CUDA's hierarchy of threads maps to a hierarchy of pro- Figure 2 : CUDA Hierarchy of threads, blocks, and grids, with corresponding per-thread private, perblock shared, and per-application global memory spaces [12] .
cessors on the GPU; a GPU executes one or more kernel grids; a streaming multiprocessor (SM) executes one or more thread blocks; and CUDA cores and other execution units in the SM execute threads. The SM executes threads in groups of 32 threads called a Warp [12] .
MULTI-GPU IMPLEMENTATION
The starting point of this study is an existing CUDA implementation of the Horizontal Diffusion method designed to run on one GPU. Thus, the plan is to leverage this source code base using asynchronous techniques that lead to a parallel execution on several GPU devices. This section describes the new domain decomposition strategy for harnessing several GPU devices and the implementation issues.
Coarse-grained domain decomposition
The domain decomposition for using one GPU is usually straightforward because one thread can process a cell or a column of the simulation domain. For instance, the CONUS 12KM, i.e. the use case of this study, is of size 433 * 308 * 35 (x, y, z) [5] , and defining a thread per column decomposition leads to the use of 433 * 308 = 133, 364 threads, where each thread handles 35 levels of the z axis. In the case of the Horizontal Diffusion method, due to its data access pattern, one additional consideration was needed to run on one GPU: the border condition. This consideration established that if the size of the block is Bx * By, then the input data transfered to shared memory is (Bx + 2) * (By + 2). This is because for computing the output at cell (i, k, j), a thread with index (i, j) performs several mathematical operations using 2D parameters on (i±1, j ±1) indexes, i.e. to calculate a cell its neighbors cells on input parameters are used [2] .
For multi-GPU implementation decomposition, the processing domain must be divided into subdomains capable to be processed concurrently by different GPUs. In order to define a decomposition strategy for a multi-GPU environment it is necessary to understand the inner structure of the input data and the processing done. The 2D and 3D input parameters of the CUDA-based Horizontal Diffusion method are internally managed as 1D variables conveniently handled as multi-dimensional variables through the use of indexing-macros. This is a consequence of converting the original Fortran code to CUDA-C code. In the original Fortran implementation, the arrays are multi-dimensional variables managed using indexes. Figure 3 shows the inner representation of 3D arrays as seen by the algorithm and by the inner storage. Variables ix, kx and jx depicts the longitude of i, k, j respectively, where (i, k, j) are variable indices indicating variable locations regarding (x, z, y) dimensions [16] . The order of traversing is as follows: first the i dimension, then the k dimension and finally the j dimension. Thus, the indexing macro P (i, k, j) is given by:
Since the macro defined in Equation 1 applies a bigger weight to the j index, which means that the bigger step is performed in the j dimension, the most convenient way to divide the 3D domain is by partitioning its j dimension. Thus, the domain decomposition in this paper uses a partition of layers throughout j dimension. Additionally, since the data access pattern of the Horizontal Diffusion method needs data around the processing cell, the domain decomposition should include an extra layer above and below each subdomain. Figure 4 shows the proposed domain decomposition strategy where it can be seen that the additional layers leads to an overlapping between adjacent layers. There are two special cases: the top layer and the bottom layer, where both of them only contains one extra layer.
Summarizing, in an environment with n GPU devices, the domain decomposition will create n subdomains, where each subdomain is independently processed by a GPU. Thus, in a domain of size (ix, kx, jx), each subdomain will have an approximate size of (ix, kx, jx/n + 2), except subdomains located at the edges where the approximate size will be (ix, kx, jx/n + 1). Because of this domain decomposition, it can be noticed that the amount of additional transfer of data caused by the extra layers is proportional to the number of subdomains. Figure 5 shows a possible representation of the domain decomposition of the CONUS 12KM use case, when executing in a system with two GPUs. Since the size of this use case is (433 * 308 * 35), the size of each subdomain is (433 * 155 * 35). Since the division is only by two GPUs, each subdomain will have to load only one extra layer. This domain decomposition reduces the amount of processing input by GPU and the amount of data transferred almost to the half. The reduction of workload and transfer data is not proportional to the number of GPUs mainly because the extra layers imposes a slight duplication of data.
The aforementioned strategy for domain decomposition is the basic approach and can be easily extended for dividing into sub-domains that can be used with multi-GPU as follows. In a system with n GPUs, and establishing that each GPU processes m contiguous sub-domains, the simulation domain shall be partitioned in n * m sub-domains along the j dimension, with one or two additional layers according to the location of the layer. This approach is used in the next section.
Implementation
After introducing our approach for domain decomposition for using several GPUs, we aim to efficiently and concurrently use all GPUs in the system to implement the decomposition. CUDA applications achieve concurrency by executing asynchronous commands in streams. A Stream can be seen as a command pipeline, which executes commands in first-in-first-out (FIFO) order. Different streams may execute their commands concurrently and out of order with respect to each other [4, 13, 7] .
The implementation of data transfers between the host and GPU devices is very important and has a direct effect on the overall application performance. Some guidelines for an effective host-device data transfers taken into account during the implementation process, are: 1) minimizing the amount of data transferred between host and device when possible; 2) using page-locked memory (also called pinned memory); 3) batching many small transfers into one larger transfer performs much better because it eliminates most of the per-transfer overhead; 4) data transfers between the host and device can sometimes be overlapped with kernel execution and other data transfers [3, 13] .
The previous guidelines were adopted to improve the existing code base. Particularly, the applied enhancements mainly affected the launching portion of the source code, which is responsible for executing the coarse-grained decomposition, using the pinned memory and creating the streams. The kernel was not greatly affected because it contains the fine-grained logic. Algorithm 1 presents the launching workflow, where the use of streams, pinned memory and the previously mentioned guidelines are incorporated to accomplish efficient concurrent execution on several GPUs. As it can be seen, the strategy is to create two streams per GPU. Thus we must divide the domain in a number of tasks (N tasks ). We must use pinned memory, which acts as a bridge between host memory and device memory. It is worth noting that asynchronous commands, such as transfers between pinned memory and device memory, kernel launching, and synchronizing blocks, require a stream as parameter. Additionally, the workflow is a sequence of for loops because after defining the number of tasks (N tasks ← Ngpus * Nstreams), every operation of allocation, stream initialization, host-to-device transferences, kernel launching, device-to-host transferences and synchronizations, must be executed once per each defined task.
Algorithm 1 is designed to utilize all the available GPUs using two streams per GPU, aiming to accomplish: (1) transfer/processing overlapping, (2) reduction of the amount of data transferred and (3) reduction of the runtime.
RESULTS
Since the amount of data utilized by the Horizontal Diffusion method is considerable, the communication overhead As an example, two GPUs are used (according to the number of available GPUS for the study) and two streams per GPU.
is an important issue in the overall performance. Nevertheless, by using two Tesla K40m GPUs on an Intel(R) Xeon(R) E5-2660 v2 CPU based computer, we were able to improve the performance even considering I/O overhead. The runtime of the original single-GPU-based kernel of the Horizontal Diffusion method without streams is 37.45 ms, whereas the runtime of the enhanced multi-GPU-based kernel using two NVIDIA Tesla K40m GPUs with two streams per GPU is approximately 11 ms. These measurement include I/O. Thus, the resulting acceleration on the runtime of the kernel of the horizontal diffusion method, is 3.5x. This means that an important acceleration was achieved by using two GPUs with two streams each. The nvvp (NVIDIA Visual Profiler) [11] was used to profile the execution of the Horizontal Diffusion method using the Tesla K40m GPUs. Figure 6 shows a modeled time-line based on the profile obtained through nvvp where it can be seen the concurrent behavior of the GPUS with streams. The profiling showed that we were able to accomplish a concurrent execution between GPUs, transference/processing overlapping and even D2H/H2D (Device-to-Host/Host-toDevice) transference overlapping thanks to the two copy engines of the Tesla K40m.
CONCLUSIONS
In this paper a CUDA kernel of the Horizontal Diffusion method of the WRF model, was accelerated using two Tesla K40m GPUs, by approximately 3.5 times compared with the single-GPU version. First, a coarse-grained domain decomposition was defined by dividing the domain in sub-domains through the y dimension. The proposed decomposition takes into account an extra layer required for calculations, and allows to use multiple concurrent tasks being executed on different GPUs.
During the implementation of the decomposition model of the algorithm, two important features were used in order to accomplish concurrency on two GPUs: 1) using streams to divide the workload, and 2) using the page-locked host memory. Although these techniques can be tedious at first sight, they are straightforward and worth the effort.
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